HD63487 Memory Interface and Video Attribute Controller (MIVAC)

@HITACHI

Rev. 1 Feb. 1990

The MIVAC belongs to the HD63484 ACRTC (Advanced CRT controller) family. It includes peripheral control circuits for graphic display on a chip. Incorporating bus driver circuits and a DRAM interface, the MIVAC allows direct connection to DRAMs with no external circuits. On-chip parallel/serial converting shift register generates high speed video signals. Adopting static column mode, fast memory access achieves high throughput in spite of narrow memory data bus. The MIVAC provides most functions required at peripherals of a frame buffer for graphic display constructed with 1 to 4 memory chips, and enables small size graphic system easily. Using the Hi-BiCMOS process, the MIVAC achieves high speed memory access with low power dissipation.

Features

- Directly connected with 1 to 4 memory devices (X 4 bit organization, static column mode)
- Generates DRAM interface signals: row and column address, RAS, CS, OE, WE and memory data

- Generates high speed video signal: dot rate of 33 MHz (max)
- 16 kinds of operation modes by the combination of;
 - 2, 4 and 16 colors (1, 2 and 4 bit/pixel)
 - 8, 16 and 32 dot shift
 - Single/dual access
 - 1, 2 and 4 chips memory
- · Blinking block cursor display
- Memory variation: 256 k × 4 static column mode DRAM
- Generates special clock to drive the ACRTC (asymmetrical 2CLK)
- Input clock divider to generate dot clocks (divided by 1, 2 and 4)
- · Supports frame sequential application
 - VSYNC divider and VSYNC/2 output
 - $-4 \rightarrow 2$ bit video output multiplexer
- BLINK2 interrupting control (BL2IRQ output)
- CS before RAS refresh
- Direct interface with the ACRTC
- Supports hardware window of ACRTC
- · TTL compatible input/output
- Single +5 V power supply
- · Low power dissipation

Pin Assignment





Table 1 Function Table


Attribute code (ACRTC)

	Aπribu	te coae	(ACR IC	?)	MCYC	Access	Memory	Bit/	Shifted DOT		
Mode	MAD3	MAD2	MAD1	MAD0	fetch	mode	chip	pixel	dot	division	
0	0	0	0	0	1	Single	1	1	16	1	
1	0	0	0	1	1	Single	1	2	8	2	
2	0	0	1	0	1	Single	1	4	4	4	
3	0	0	1	1	1	Single	2	2	16	1	
4	0	1	0	0	1	Single	2	4	8	2	
5	0	1	0	1	1	Single	4	4	16	1	
6	0	1	1	0	1	Dual	1	1	16	2	
7	0	1	1	1	1	Dual	1	2	8	4	
8	1	0	0	0	1	Dual	2	1	32	1	
9	1	0	0	1	1	Dual	2	2	16	2	
Α	1	0	1	0	1	Dual	2	4	8	4	
В	1	0	1	1	1	Dual	4	2	32	1	
С	1	1	0	0	1	Dual	4	4	16	2	
D	1	1	0	1	2	Single	1	2	32	1	
E	1	1	1	0	2	Single	1	4	16	2	
F	1	1	1	1	2	Single	2	4	32	1	

Block Diagram



System Application Example



Power Supply (V_{CC}, V_{SS})

 V_{SS} and V_{CC} are the MIVAC power supply pins. V_{CC} pins are +5 V \pm 5% supply pins. V_{SS} are the ground pins. Be sure to connect all four V_{SS} pins to ground and both V_{CC} pins to the power supply.

Operation Control Signals

In clock (INCLK): This is basic operating clock for the MIVAC.

Test (TEST): The TEST input is used for manufacturing operational testing. It must be fixed low when the MIVAC is mounted in a system.

ACRTC Interface Signals

Clock (2CLK): The 2CLK clock output is a basic clock for the ACRTC's internal operation. The MIVAC generates 2CLK by dividing the INCLK.

Memory cycle (MCYC): The ACRTC's MCYC output supplies this input. The MCYC input indicates the ACRTC's frame buffer access timing. MCYC is low when the ACRTC is in the address cycle, and high when the ACRTC is in the data cycle.

Draw (DRAW): The ACRTC's DRAW output supplies this input. The DRAW input indicates whether the ACRTC memory cycle is a drawing cycle. DRAW is low during drawing cycle, and high otherwise. The MIVAC uses DRAW to recognize display cycles, and also to generate DRAM control signals.

Memory read (MRD): The ACRTC's MRD output supplies this input. The MRD input controls data transfer between frame buffers and the ACRTC. The ACRTC pulls MRD high when it reads data from the frame buffer, and low when it writes data.

Address strobe (\overline{AS}) : The ACRTC's \overline{AS} output supplies this input. The \overline{AS} input is a latch timing signal for the memory address sent from the ACRTC. Additionally, \overline{AS} indicates whether memory is begun accessed.

Horizontal sync (HSYNC): The ACRTC's HSYNC output supplies this input. The HSYNC input is a DRAM refresh cycle control signal to horizontally synchronize CRT displays. The MIVAC performs CS before RAS refresh when HSYNC is low and DRAW is high when AS pulses are input.

Vertical sync (\overline{VSYNC}): The ACRTC's output supplies this input. The MIVAC internally divides \overline{VSYNC} by 2 to generate the VYNCS/2 output.

Display 1 (DISP1): The ACRTC's DISP1 output supplies this input. It indicates the screen's display period. Usually, the ACRTC's DSP (display signal control) bit is set to 1.

Cursor display 1 (CUD1): The ACRTC's CUD1 output supplies this input. It is low when the graphic cursor is display period.

Memory address/data 0 – 15 (MAD0 – MAD15): The ACRTC's MAD0 – MAD15 output supplies this input. When MCYC is low, MAD0 – MAD15 indicate the frame buffer address. When MCYC is high, they transfer the drawing data to and from the frame buffer.

Memory address 16 - 19 (MA16 - MA19): The ACRTC's address MA16 - MA19 for frame buffer access supplies this input.

Frame Buffer Access Signals

Row address strobe (\overline{RAS}): The MIVAC outputs the DRAM's \overline{RAS} timing signal on the \overline{RAS} output.

Chip select (\overline{CS}) : The MIVAC outputs the DRAM's \overline{CS} timing signal on the \overline{CS} output.

Write enable (\overline{WE}): The MIVAC outputs the DRAM's \overline{WE} timing signals on the \overline{WE} outputs.

Output enable (\overline{OE}): The MIVAC outputs the DRAM's output timing signal on the \overline{OE} output.

Frame buffer address (FA0 – FA7): The MIVAC outputs the multiplexed DRAM address on FA0 – FA7.

Frame Buffer Data (FD0 - FD7)

The 8 bits FD0 – FD7 frame buffer data I/O bus transfers data between the ACRTC and frame buffers and inputs display data from the frame buffers. In 1 chip memory mode, FD0 – FD3 is used. In 2 or 4 chips memory mode, FD0 – FD7 is used.

CRT Display Interface

Dot clock (DOTCLK): The MIVAC internally divides INCLK by 1, 2 or 4 to generate the DOTCLK output. DOTCLK division ratio depends on VCF0 – VCF3 of attribute code.

Video outputs (VIDEOA – VIDEOD): VIDEOA – VIDEOD are the four bits output from the MIVAC's parallel-to-serial conversion shift register. They are supplied during a display period specified by the display signal (DISP). Which outputs are usable depends on the attribute code (VCF0 – VCF3).

Shift enable (SHFTEN): SHFTEN is active high output. This output indicates the active display period of the screen.

Vertical sync divide-by-2 (VSYNC/2): VSYNC/2 output is VSYNC signal from the ACRTC divided by two.

Others

BLINK2 interrupt ($\overline{BL2IRQ}$): This output is sat by BLINK2 (MA19) of the attribute code. $\overline{BL2IRQ}$ is low when BLINK2 is high.

BLINK2 interrupt clear (\overline{IRQCLR}): This input clears the $\overline{BL2IRQ}$ signal. When \overline{IRQCLR} is low, $\overline{BL2IRQ}$ is clear and high.

Table 2 Pin Description

Pin No.	Signal	Description
68	V _{CC}	Power
35		
52	V _{SS}	Logic ground
51		
18		
17		
15	2CLK	Output clock to the ACRTC
14	MCYC	Memory cycle input from the ACRTC
12	DRAW	Draw input from the ACRTC
11	MRD	Memory read input from the ACRTC
13	ĀS	Address strobe input from the ACRTC

HD63487 Pin Description (cont) Description Pin No. Signal Multiplex frame buffer address/data to/from ACRTC MAD0 6 MAD1 7 MAD2 8 9 MAD3 MAD4 10 MAD5 16 19 MAD6 MAD7 20 MAD8 21 MAD9 22 MAD10 23 MAD11 24 MAD12 25 MAD13 26 27 MAD14 28 MAD15 Memory address line 16 from the ACRTC 29 **MA16** Memory address line 17 from the ACRTC **MA17** 30 Memory address line 18 from the ACRTC 31 **MA18** Memory address line 19 from the ACRTC **MA19** 32 **HSYNC** Horizontal sync input from the ACRTC 64 **VSYNC** Vertical sync input from the ACRTC 67 VSYNC/2 Vertical sync divide-by-2 output 4 Cursor control input from the ACRTC CUD1 1 DISP1 Display input from the ACRTC 2 Row address strobe output to DRAM RAS 50 CS Chip select output to DRAM 49 WE Write enable output to DRAM 48 Output enable output to DRAM ŌĒ 53 Frame buffer (memory) address output 0 FA0 56

Pin Description (cont)

Pin No.	Signal	Description
58	FA1	Frame buffer (memory) address output 1
60	FA2	Frame buffer (memory) address output 2
62	FA3	Frame buffer (memory) address output 3
63	FA4	Frame buffer (memory) address output 4
61	FA5	Frame buffer (memory) address output 5
59	FA6	Frame buffer (memory) address output 6
57	FA7	Frame buffer (memory) address output 7
55	FA8	Frame buffer (memory) address output 8
54	FA9	Frame buffer (memory) address output 9
44	FD0	Frame buffer data input/output line 0
46	FD1	Frame buffer data input/output line 1
47	FD2	Frame buffer data input/output line 2
45	FD3	Frame buffer data input/output line 3
40	FD4	Frame buffer data input/output line 4
42	FD5	Frame buffer data input/output line 5
43	FD6	Frame buffer data input/output line 6
41	FD7	Frame buffer data input/output line 7
65	INCLK	Main timing clock input
3	DOTCLK	DOT clock output to video circuit
33	VIDEOA	Video A output
34	VIDEOB	Video B output
36	VIDEOC	Video C output
37	VIDEOD	Video D output
66	TEST	Test pin input
5	SHFTEN	Shift enable output
38	BL2IRQ	BLINK2 interrupt output
39	IRQCLR	BLINK2 interrupt clear input

Operation

Basic Operating Clock

Output signals from MIVAC define INCLK which inputs to MIVAC as a basic operating clock, and input signals to MIVAC define 2CLK which is output from MIVAC as well. 2CLK, the basic operating clock of ACRTC which is output from MIVAC, is generated from INCLK. In order to save the memory access time, 2CLK is configurated unsymmetrically between the first half and the latter half of cycle times as shown below.

Frame Buffer Control

MIVAC uses the DRAM of the static column mode as a memory for the frame buffer, and reduces the number of memory used for the frame buffer by accessing the memory several times per memory cycles. Using one, two, and four DRAMs respectively, MIVAC can deal with various kinds of applications. Figure 2 shows the connection of MIVAC to the DRAM.

To control these DRAMs, MIVAC generates \overline{RAS} , \overline{CS} , \overline{OE} and \overline{WE} . And it outputs the row and the column address as the ones for DRAM, adapting to the timing of \overline{RAS} and \overline{CS} .

The drawing read cycle is shown in figure 3, the drawing write cycle in figure 4, the display read cycle in figure 5 and 6, and \overline{CS} before \overline{RAS} refresh cycle in figure 7 respectively.




Figure 1 2CLK Output Timing




Figure 2 Frame Buffer Connections




Figure 3 1MCYC Drawing Read Cycle




Figure 4 1MCYC Drawing Write Cycle




Figure 5 1MCYC Display Read Cycle

Data Transfer




Figure 6 2MCYC Display Read Cycle




Figure 7 CS before RAS Refresh Cycle

Data Transfer

The MIVAC contain control circuits for bidirectional transfer between the ACRTC and frame buffers. To transfer data, the MIVAC receive the ACRTC's memory cycle (MCYC), memory read (MRD), draw (\overline{DRAW}) and address strobe (\overline{AS}) signals.

The MIVAC recognize a nondisplay cycle when DRAW is low. In nondisplay cycles the data transfer direction is determined by the memory read signal (MRD). MRD high signifies a read cycle to transfer data from frame buffers to the ACRTC. MRD low signifies a write cycle to transfer data from the ACRTC to the frame buffers. Timing for the data transfer is determined by the MCYC input. When MCYC is high, frame buffers or the ACRTC three-state output buffers are enabled for transfer.

Drawing write cycle: The MIVAC recognize a drawing write cycle when both \overline{DRAW} and MRD are low.

Drawing read cycle: The MIVAC recognize a drawing read cycle when \overline{DRAW} is low and MRD is high.

When MCYC is high during this cycle, the MIVAC enable the data buffer (MAD0 – MAD15) for the ACRTC and output a word from the frame buffers.

Video Signal Generation

MIVAC converts the parallel display data, which is output from the frame buffer, to serial in the internal shift register, and outputs the display data from VIDEOA – VIDEOD pins after making it simultaneous with DOTCLK. As the pins for VIDEOA – VIDEOD are determined by the graphic bit mode, they must be connected to CRT carefully. Table 3 shows the relation between the mode and the used pins.

Figure 8 shows the relation between the memory access and the video output.

Table 3 Operation Mode and Video Outputs

Mode	Graphic bit mode (bit/pixel)	Display colors (or gray scale)	VIDEOA	VIDEOB	VIDEOC	VIDEOD
0	1	Monochrome (2)	0	×	×	×
1	2	4 (4)	0	0	×	×
2	4	16 (16)	0	0	0	0
3	2	4 (4)	0	0	×	×
4	4	16 (16)	0	0	0	0
5	4	16 (16)	0	0	0	0
6	1	Monochrome (2)	0	×	×	×
7	2	4 (4)	0	0	×	×
8	1	Monochrome (2)	0	×	×	×
9	2	4 (4)	0	0	×	×
A	4	16 (16)	0	0	0	0
В	2	4 (4)	0	0	×	×
С	4	16 (16)	0	0	0	0
D	2	4 (4)	0	0	×	×
E	4	16 (16)	0	0	0	0
F	4	16 (16)	0	0	0	0

O: Available

X: Not available




Figure 8 Display Timing (Single Access, Dual Access, 2MCYC)

Attribute Control Codes

The MIVAC sets colors, the number of shift bits, and access mode when it receives attribute codes and blink information from the ACRTC. The ACRTC outputs 20 bits of attribute control codes

(MAD0 to MAD15, MA16 and MA19) during the attribute control code output cycle (figure 9). This information includes user-definable codes and blink control codes (figure 10).




Figure 9 DRAM Refresh and Attribute Code Output Timing (Single Access Mode)




Figure 10 Attribute Control Codes

VCF0 - VCF3 (MAD0 - MAD3)

VCF0 to VCF3 (MAD0 to MAD3) define sixteen basic operating modes as shown in the tables 4 and 5.

Table 4 Operating Modes

						ACRTC			D:		DOTCLK			
		attribute			Screen configuration	Frame buffer	Operating frequency	Memory					Division	Maximum frequency
Mode	VCF3	VCF2	VCF1	VCF0		(bytes)	(MHz)	access	mode	chips	tion	(bits)	ratio	(MHz)
0	0	0	0	0	640 × 200, 350, 400, 480	512 k/128 k	4.13	480 rts/ 4 times	Single access	1	B & W	16	1	33
1	0	0	0	1	640 × 200, 480 × 240, 320 × 200, 240				mode		4	8	2	16.5
2	0	0	1	0	320 × 200, 240 256 × 192						16	4	4	8.25
3	0	0	1	1	640 × 200, 350, 400, 480	1 M/256 k	-			2	4	16	1	33
4	0	1	0	0	640 × 200 480 × 240, 320 × 200, 240						16	8	2	16.5
5	0	1	0	1	640 × 200, 350, 400, 480	2 M/512 k	-			4		16	1	33
6	0	1	1	0	640 × 200, 480 × 240, 320 × 200, 240	512 k/128 k	-		Dual access mode 0	1	B & W	-	2	16.5
7	0	1	1	1	320 × 200, 240 256 × 192	•					4	8	4	8.25
8	1	0	0	0	640 × 200, 350, 400, 480	1 M/256 k	-			2	B & W	32	1	33
9	1	0	0	1	640 × 200, 480 × 240, 320 × 200, 240	•					4	16	2	16.5
A	1	0	1	0	320 × 200, 240 256 × 192	•					16	8	4	8.25
В	1	0	1	1	640 × 200, 350, 400, 480	2 M/512 k	_			4	4	32	1	33
c	1	1	0	0	640 × 200, 480 × 240, 320 × 200, 240	-					16	16	2	16.5
D	1	1	0	1	640 × 200, 350, 400, 480	512 k/128 k	_	960 ns/			4	32	1	33
E	1	1	1	0	640 × 200, 480 × 240, 320 × 200, 240	-		16 times	access mode		16	16	2	16.5
F	1	1	1	1	640 × 200, 350, 400, 480	1 M/256 k	-			2	-	32	1	33

Table 5 Dot Clock Frequency Range

Mode	Frequency
0, 3, 5, 8, B, D, F	33 – 11 MHz
1, 4, 6, 9, C, E	16.5 – 5.5 MHz
2, 7, A	8.25 – 2.75 MHz

MCYC fetch: The MCYC fetch defines the number of cycles.

- 1: One, two, or four memories
- 2: One or two memories

Access mode: The MIVAC supports signle- and dual-access 0 modes.

- 1: Single access/dual access 0
- 2: Single access

Memory chips: The MIVAC can connect one, two, or four memory chips.

1 chip: connect FD0 to FD3 to data bus 2 chips: connect FD0 to FD8 to data bus

3 chips: connect FD0 to FD7 to low-order 8 bits, and MAD8 to MAD15 to high-order 8 bits of data bus.

Bit/pixel: The MIVAC can display:

- 1 bit/pixel (B and W)
- 2 bits/pixel (4 colors)
- 4 bits/pixel (16 colors)

Dot shift: The MIVAC can shift by 4, 8, 16, or 32 dots.

DOTCLK division: The MIVAC can divide the INCLK frequency by 1, 2 or 4 depending on the number of shifted dots and access modes.

CUR0 and CUR1 (MAD4 and MAD5)

CUR0 and CUR1 set the cursor color (table 6).

VMD0 (MAD6)

VMD0 selects memory chips (table 7).

MUXEN (MAD7)

MUXEN selects the multiplex video output. Multiplexing is defined by MUXEN and VSYNC/2 (table 8). VSYNC/2 is obtained by dividing VSYNC from the ACRTC by 2.

Note: VIDEOD is not multiplexed.

BLINK1 (MA18)

BLINK1 defines the blinking of cursor (table 9).

BLINK2 (MA19)

BLINK2 controls $\overline{BL2IRQ}$ output. When BLINK2 is 1, $\overline{BL2IRQ}$ is asserted (low).

Table 6 | Cursor Color | CUR1 | CUR0 | Cursor color | 0 | 0 | Black (VIDEOA to VIDEOD = 0) | 0 | 1 | White (VIDEOA to VIDEOD = 1) | 1 | 0 | Color specified by each bit (VIDEOA to VIDEOD) is inverted.

Table 7 Memory Chips

1

VMD	Memory chips
0	256 k words × 4 bit DRAM
1	1 M words × 4 bit DRAMs

Table 8 Video Multiplex

Color specified by each bit (VIDEOA to VIDEOC) is inverted. (VIDEOD is not changed.)

MUXEN	VSYNC/2	VIDEOA	VIDEOB
0	0	Α	В
	1	Α	В
1	0	Α	В
	1	С	D

Table 9 Cursor Blink

BLINK1	Cursor			
0	No blinking			
1	Blinking			

Table 10 Absolute Maximum Ratings

Symbol	Rating	Unit
V _{CC} (Note)	-0.3 to +7.0	٧
Vin (Note)	-0.3 to V _{CC} + 0.3	V
Vout (Note)	5.5	٧
Topr	0 to +70	°C
Tstg	-55 to +150	°C
	V _{CC} (Note) Vin (Note) Vout (Note) Topr	VCC (Note) -0.3 to +7.0 Vin (Note) -0.3 to V _{CC} + 0.3 Vout (Note) 5.5 Topr 0 to +70

Note: This value is in reference to $V_{\mbox{SS}}$ = 0 V.

Table 11 Recommended Operating Conditions

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC} (Note)	4.75	5.00	5.25	V
Input "Low" level voltage	V _{IL} (Note)	0	_	0.7	٧
Input "High" level voltage	V _{IH} (Note)	2.2		v _{cc}	٧
Operating temperature	Topr	0	25	70	°C

Note: This value is in reference to $V_{SS} = 0 \text{ V}$.

Electrical Characteristics

Table 12 DC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = 0 \text{ V}$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$ unless otherwise noted.)

Item		Symbol	Min	Max	Unit	Test condition
Input "High" level voltage	All inputs	V _{IH}	2.2	V _{CC}	٧	
Input "Low" level voltage	All inputs	V _{IL}	0.3	0.7	٧	
Input clamp voltage	All inputs	V _i	_	-1.5	V	V _{CC} = 4.75 V lin = 18 mA
Output "High" level voltage	All outputs	V _{OH}	2.7	_	V	V _{CC} = 4.75 V I _{OH} = -400 μA
Output "Low" level voltage	All outputs	V _{OL}		0.5	V	V _{CC} = 4.75 V I _{OL} = 8 mA
"High" level input current	All inputs	l _{IH}		20	μΑ	V _{CC} = 5.25 V V _I = 2.7 V
"Low" level input current	All inputs	l _{IL}		-400	μА	V _{CC} = 5.25 V V _I = 0.4 V
Short circuit output current	All outputs	los	-40	-120	mA	V _{CC} = 5.25 V
Supply current		lcc	_	120	mA	V _{CC} = 5.25 V

Table 13 AC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = 0 \text{ V}$, Ta = 0 to +70°C unless otherwise noted.)

No.	ltem	Symbol	Reference figure no.	Min	Max	Unit
1	INCLK cycle time	t _C	11	30	_	ns
2	INCLK high level pulse width	^t wн	11	12	_	ns
3	INCLK low level pulse width	t _{LW}	11	12		ns
4	INCLK rise time	t _R	11		5	ns
5	INCLK fall time	t _F	11	_	5	ns
6	2CLK delay time	t _{2CLKD}	11	_	15	ns
7	MCYC setup time	t _{MCYCS}	11	10	_	ns
8	MCYC hold time	^t MCYCH	11	0		ns
9	HSYNC setup time	t _{HSS}	11	15		ns
10	HSYNC hold time	t _{HSH}	11	0	_	ns
11	DISP1 setup time	t _{DISPS}	11	20		ns
12	MRD setup time	^t MRDS	11	15	_	ns
13	MRD hold time	^t MRDH	11	5	_	ns
14	DRAW setup time	^t DRAWS	11	15		ns
15	DRAW hold time	^t DRAWH	11	5		ns
16	AS setup time	t _{ASS}	11	20	_	ns
17	AS pulse width	t _{ASW}	11	25	_	ns
18	Memory address setup time	t _{AS}	11	25	_	ns
19	Memory address hold time	^t AH	11	0	_	ns
20	CUD1 setup time	tcups	11	5	_	ns
21	VSYNC setup time	tvss1	17	5		ns
22	Attribute code delay time	tacs	20		100	ns
23	Attribute code hold time	^t ASH	20	5		ns
24	RAS delay time	t _{RSD}	11	_	15	ns
25	RAS precharge time	t _{RSP}	11	3tc-10		ns
26	CS delay time 1	tCSDL	11	_	15	ns
27	OE delay time 1	t _{OED1}	11	_	15	ns
28	2CLK delay time from OE	t _{2CKD}	11	0	10	ns
29	Valid MAD0 – MA19 to valid low address delay time	^t RAD	11		25	ns

HD63487

AC Characteristics (V_{CC} = 5.0 V \pm 5%, V_{SS} = 0 V, Ta = 0 to +70°C unless otherwise noted.) (cont)

No.	Item	Symbol	Reference figure no.	Min	Max	Unit
30	Column address delay time	^t CAD	11	5	25	ns
31	FD setup time	t _{FDS}	11	8		ns
32	FD hold time 1	t _{FDH1}	11	5		ns
33	FD hold time 2	^t FDH2	11	2		ns
34	Valid FD to valid MAD delay	^t MADV	11	_	10	ns
35	Read data turn on time	^t RDTV	11	0		ns
36	Read data hold time	^t RDH	11	3		ns
37	WE delay time	twed	14		25	ns
38	WE low pulse width	twLw	14	tc – 15		ns
39	WE high pulse width	t _{WHW}	14	tc – 15	_	ns
40	CE low to WE pulse width	tcwew	14	tc – 15	_	ns
41	Draw write data setup time	twDS	14	15		ns
42	FD delay time 1	t _{FDD1}	14		20	ns
43	FD delay time 2	t _{FDD2}	14		20	ns
44	WE/CS low to FD hold time	^t WFDHW	14	tc – 10	_	ns
45	WE/CS low to address hold	t _{WAHW}	14	tc - 5		ns
46	FD hold time	t _{FDHW}	14	0		ns
47	FD turn off time	t _{FDTI}	14	_	50	ns
48	VSYNC/2 delay time	t _{VS2D}	11		25	ns
49	DOTCLK delay time	t _{DCD}	11		15	ns
50	VIDEO delay time	t _{VD}	11	- 5	5	ns
51	BL2IRQ delay time	^t IRQD	20		10	ns
52	IRQCLR to BL2IRQ clear delay time	tIRQCD	20		20	ns
53	SHFTEN delay time	^t SFTEND	11	- 5	5	ns

Test Circuit




Table 14 Reference

Display data fetch	play data fetch Memory chip Cycle mode		Figure no.	
4 fetch/1 MCYC	1 chip	Drawing read cycle	11	
		Drawing write cycle	14	
		Display cycle	17	
		Refresh and attribute cycle	20	
	2 chips	Drawing read cycle	12	
		Drawing write cycle	15	
		Display cycle	17	
		Refresh and attribute cycle	20	
	4 chips	Drawing read cycle	13	
		Drawing write cycle	16	
		Display cycle	18	
		Refresh and attribute cycle	20	
16 fetch/2 MCYC	1 chip	Drawing read cycle	11	
		Drawing write cycle	14	
		Display cycle	19	
		Refresh and attribute cycle	20	
	2 chips	Drawing read cycle	12	
		Drawing write cycle	15	
		Display cycle	19	
		Refresh and attribute cycle	20	

Timing Chart




Figure 11 1MCYC Draw Read (1 Chip)




Figure 12 1MCYC Draw Read (2 Chips)




Figure 13 1MCYC Draw Read (4 Chips)




Figure 14 1MCYC Draw Write (1 Chip)




Figure 15 1MCYC Draw Write (2 Chips)




Figure 16 1MCYC Draw Write (4 Chips)




Figure 17 1MCYC Display Read (1 or 2 Chips)




Figure 18 1MCYC Display Read (4 Chips)




Figure 19 1MCYC Display Read (1 or 2 Chips)





Figure 20 CS before RAS Refresh

Refer to application note (No. ADE-507-001) for detail of this product.

Package Dimensions

Unit: mm (inch)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.



Hitachi, Ltd.

Semiconductor & IC Div. Karukozaka MN Bldg., 2-1, Ageha-cho, Shinjuku-ku, Tokyo 162, Japan Tel: Tokyo (03) 266-9359 Fax: (03) 235-2375

For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1819, U S A Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Electronic Components Div. Central Europe Headquarters Hans-Pinsel-Straße 10A, 8013 Haar bei München, West Germany Tel: 089-46140

Fax: 089-463068

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
21 Upton Road,
Watford, Herts WD1 7TB,
United Kingdom
Tel: 0923-246488
Fax: 0923-224422

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: 852-3-7359218 Fax: 852-3-7306071

38

ADE-207-040 (H) Printed in Japa

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.